Mach Speed Technologies Eclipse Touch 2.8V Guia do Utilizador Página 44

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 235
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 43
i.MX53 Layout Recommendations
i.MX53 System Development User’s Guide, Rev. 1
2-8 Freescale Semiconductor
2.5.1 1 Gbyte Topologies
The 1 Gbyte option has four memories.
For good practice, adhere to the following recommendations:
Have a balanced routing for the “T” connection.
Avoid having many layer transitions.
Do not cross split planes during the routing.
Figure 2-8 shows the topology for the ADDR/CMD/CTRL signals. It has a tree topology. Note the
balanced T routing.
Figure 2-8. Topology for ADDR/CMD/CTRL Signals
The routing for the data groups depend on the bus size. Figure 2-9 shows the point-to-point connection,
with routing by byte group.
Figure 2-9. Topology of Data Group, Point-to-Point Connection
DDR Top
i.MX53
DDR Top
DDR Bottom
DDR Bottom
i.MX53
Vista de página 43
1 2 ... 39 40 41 42 43 44 45 46 47 48 49 ... 234 235

Comentários a estes Manuais

Sem comentários